Publications

(2022). Dynamic Digital Twin: Diagnosis, Treatment, Prediction, and Prevention of Disease During the Life Course. JMIR.

PDF DOI

(2021). A 10-bit, 771 nW Time-Mode ADC with a 2-Step TDC for Bio-Signal Acquisition. In BIOCAS 2021.

PDF DOI

(2020). A Chip Integrity Monitor for Evaluating Moisture/Ion Ingress in mm-Sized Single-Chip Implants. In IEEE TBIOCAS, early access.

PDF DOI

(2020). An Energy Efficient Time-mode Digit Classification Neural Network Implementation. In Royal Society Transactions A.

PDF DOI

(2019). 11nW Signal Acquisition Platform for Remote Biosensing. In BIOCAS 2019.

PDF DOI

(2019). A Chip Integrity Monitor for Evaluating Long-term Encapsulation Performance Within Active Flexible Implants. In BIOCAS 2019.

PDF DOI

(2019). An Energy-Efficient Multi-Sensor Compressed Sensing System Employing Time-Mode Signal Processing Techniques. In ISCAS 2019.

PDF DOI

(2013). Ultra Low Energy Design Exploration of Digital Decimation Filters in 65 nm Dual-VT CMOS in the Sub-VT Domain. In Microprocessors and Microsystems, December 2013.

DOI

(2012). High-Level Energy Estimation in the Sub-VT Domain: Simulation and Measurement of a Cardiac Event Detector. In IEEE TBIOCAS, February 2012.

PDF DOI

(2011). Energy-minimum Sub-threshold Self-Timed Circuits Using Current-Sensing Completion Detection. In IET Computers & Digital Techniques, November 2011.

PDF DOI

(2011). Design Exploration of a 65nm Sub-VT CMOS Digital Decimation Filter Chain. In Proceedings of ISCAS 2011.

PDF DOI

(2010). Ultra Low Energy vs Throughput Design Exploration of 65 nm Sub-VT CMOS Digital Filters. In Proceedigs of NORCHIP 2010.

PDF DOI

(2010). A < 1 pJ Sub-VT Cardiac Event Detector in 65 nm LL-HVT CMOS. In VLSI-SOC 2010.

PDF DOI

(2010). Minimum-Energy Sub-Threshold Self-Timed Circuits: Design Methodology and a Case Study. In ASYNC 2010.

PDF DOI

(2009). Energy Dissipation Reduction of a Cardiac Event Detector in the Sub-VT Domain By Architectural Folding. In PATMOS 2009.

PDF DOI

(2009). A Current Sensing Completion Detection Method for Asynchronous Pipelines Operating in the Sub-threshold Regime. In International Journal of Circuit Theory and Applications, March 2009.

PDF DOI

(2008). A 1.8V 12-bit 230-MS Pipeline ADC in 0.18um CMOS Technology. In APCCAS 2008.

PDF DOI

(2007). Current Sensing Completion Detection for Subthreshold Asynchronous Circuits. In ECCTD 2007.

PDF DOI

(2004). An Active-RC Reconfigurable Lowpass-Polyphase Tow-Thomas Biquad Filter. In MWCAS 2004.

PDF DOI