Mixed signal

This paper describes the implementation of a 12-bit 230 MS/s pipelined ADC using a conventional 1.8 V, 0.18 mum digital CMOS process.